

10972 U.S. PTO  
10/024724  
12/21/2001

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10024724	FILING DATE 12/21/2001	CLASS 257	SUBCLASS 700	GAU 28 26	EXAMINER A. Williams
----------------------	---------------------------	--------------	-----------------	--------------	-------------------------

APPLICANTS: Haines Michael;

DEVICE  
ELECTED  
-OLIC

CONTINUING DATA VERIFIED:

FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no  
35 USC 119 conditions met ☐ yes ☐ no

ATTORNEY DOCKET NO

Verified and Acknowledged Examiners's initials

219.40853X00

TITLE: Method and apparatus for increasing the immunity of new generation microprocessors from ESD events

U.S. DEPT. OF COMM./PAT. & TM. PTO-4351(R&V, 12-94)

Best Available Copy

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
		Sheets Drwg.	Figs. Drwg.
Amount Due		Print Fig.	
Date Paid			
Primary Examiner		Application Examiner	
PREPARED FOR ISSUE			
<input type="checkbox"/> TERMINAL DISCLAIMER		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.	

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)